fsidler
View the Project on GitHub
fsidler/fsidler
Hello … :)
About me:
Studying electrical engineering at
ETH Zurich
in the third Bsc. year
participating at this years
swissloop
-project
learning & working with STM32
…